Include: Buffer/Storage Registers Shift Registers Pattern Generators
* Flow-Through Architecture Optimizes PCB Layou.

These positive-edge-triggered flip-flops implement D-type flip-flop logic with a direct clear input. Data at the D inputs meeting the setup time requirements is transferred to the Q outputs on the positive-going edge of the clock pulse. When the cloc.

74ACT11238

74ACT11240

74ACT11241

74ACT11244

74ACT11245

74ACT11251

74ACT11253

74ACT11257

74ACT11258

74ACT11280

74ACT11286

74ACT11

74ACT11000